

6 (2) assigning a unique one of the plurality of index-addressable temporary storage
7 locations to each one of said plurality of instructions in said instruction buffer,
8 wherein an output corresponding to a given one of said plurality of instructions
9 is stored in said index-addressable temporary storage location assigned to said
10 given one of said plurality of instructions;
11 (3) determining whether one of said plurality of instructions in said instruction buffer
12 is a dependent instruction, wherein said dependent instruction has an input that is
13 an output of a previous instruction, wherein said previous instruction is an
14 instruction in said instruction buffer that precedes said dependent instruction in the
15 prescribed program order; and
16 (4) associating said index-addressable temporary storage location assigned to said
17 previous instruction with said input.

1 *B1* 2
13. The method of claim 12, further comprising the steps of:
2 (5) executing said dependent instruction only after said previous instruction produces
3 an output;
4 (6) storing said output in said index-addressable temporary storage location assigned
5 to said previous instruction; and
6 (7) performing an operation corresponding to said dependent instruction using said
7 output stored in said index-addressable temporary storage location assigned to
8 said previous instruction as said input.

1 *3* 2
14. The method of claim 12, further comprising the step of associating a done signal with said
2 input, wherein said done signal indicates a status of said previous instruction.

1 *4* 2
15. The method of claim 12, further comprising the step of storing said output in an
2 appropriate register when said previous instruction is retired.

C 1 *5* 2
16. A *superscalar* processor for executing instructions having a prescribed program order,
2 comprising:
3 an instruction buffer for storing a plurality of instructions;

34

4 an index-addressable temporary buffer comprising a plurality of temporary storage
5 locations, wherein each one of said plurality of instructions is assigned to a unique one of said
6 plurality of temporary storage locations, wherein an output corresponding to a given one of said
7 plurality of instructions is stored in said temporary storage location assigned to said given one
8 of said plurality of instructions;

9 a data dependency checker to locate a dependent instruction stored in said instruction
10 buffer, wherein said dependent instruction has an input that is dependent on a previous instruction,
11 wherein said previous instruction is an instruction in said instruction buffer that precedes said
12 dependent instruction in the prescribed program order; and

13 a circuit that receives from said data dependency checker dependency data corresponding
14 to said dependent instruction and uses said dependency data to associate said temporary storage
15 location assigned to said previous instruction with said input.

b 17. The superscalar processor of claim 16, wherein said circuit associates said temporary
2 storage location assigned to said previous instruction with said input by outputting a reference
3 corresponding to said temporary storage location assigned to said previous instruction.

c 1 18. The superscalar processor of claim 17, wherein said reference comprises an address.

c 1 19. The superscalar processor of claim 18, wherein said reference further comprises a 1-bit
2 identifier that indicates whether said address is an address of one of said temporary storage
3 locations or is an address of a register.

c 1 20. The superscalar processor of claim 18, wherein said circuit further outputs a first signal
2 indicating a completion status of said previous instruction.

c 1 21. The superscalar processor of claim 20, further comprising:
2 a multiplexer having a plurality of inputs, wherein said multiplexer receives an address of
3 a storage location at each one of said plurality of inputs, wherein one of said addresses received
4 at one of said plurality of inputs is said address included in said reference outputted by said circuit;
5 and

6 an issuer that receives as an input said signal indicating a completion status of said
7 previous instruction and that outputs a select signal to said multiplexer.

C 1 11 22. The superscalar processor of claim 16, wherein said circuit comprises a priority encoder
2 and a multiplexer, wherein said encoder receives said dependency data, and an output of said
3 encoder is used as a select signal for said multiplexer.

C 1 12 23. The superscalar processor of claim 22, wherein said multiplexer receives a plurality of
2 references as inputs and outputs a reference corresponding to said output of said encoder, and
3 wherein said reference outputted by said multiplexer represents an address of said temporary
4 storage location assigned to said previous instruction.

C 1 13 24. The superscalar processor of claim 16, wherein said instruction buffer is capable of storing
2 at most X number of instructions, and said temporary buffer includes at least X number of
3 temporary storage locations, wherein X is a positive integer.

C 1 14 25. The superscalar processor of claim 16, wherein one of said plurality of instructions is
2 assigned to a unique one of said plurality of storage locations based on a position of said one of
3 said plurality of instructions within said instruction buffer.

C 1 15 26. The superscalar processor of claim 16, wherein said data dependency checker locates a
2 dependent instruction stored in said instruction buffer by comparing a source register of one of
3 said plurality of instructions to a destination register of each instruction in said instruction buffer
4 that precedes said one of said plurality of instructions in the prescribed program order.

C 1 16 27. The superscalar processor of claim 26, wherein said data dependency checker comprises
2 a plurality of data dependency circuits, wherein each dependency circuit performs at least one
3 comparison to determine whether any given one of said plurality of instructions depends on a
4 previous instruction.

17 superscalar 18
28. The superscalar processor of claim 27, wherein one of said data dependency circuits
comprises at least one comparator circuit, said comparator circuit receiving a first input and a
second input and outputting a dependency signal, said first input corresponding to a source
register of a first instruction stored in said instruction buffer and said second input corresponding
to a destination register of a second instruction stored in said instruction buffer, wherein said
second instruction precedes said first instruction in the prescribed program order, and wherein
said dependency signal indicates whether said first instruction is dependent on said second
instruction.

18 superscalar 17
29. The superscalar processor of claim 28, wherein said comparator circuit comprises a plurality of exclusive NOR gates (XNOR) and an AND gate having a plurality of inputs, wherein an output of each XNOR gate is tied to an input of said AND gate, and wherein each XNOR has a first XNOR input and a second XNOR input, wherein each first XNOR input is tied to a bit of said first input and each second XNOR input is tied to a bit of said second input.

19
30. A computer system, comprising:
a memory unit for storing program instructions having a prescribed program order;
a bus for retrieving said program instructions from said memory unit; and
a processor in communication with said bus for executing said program instructions,
wherein said processor comprises:

an instruction buffer for storing a plurality of instructions;
an index-addressable temporary buffer comprising a plurality of temporary storage locations, wherein each one of said plurality of instructions is assigned to a unique one of said plurality of temporary storage locations, wherein an output corresponding to a given one of said plurality of instructions is stored in said temporary storage location assigned to said given one of said plurality of instructions;
a data dependency checker to locate a dependent instruction stored in said instruction buffer, wherein said dependent instruction has an input that is dependent on a previous instruction, wherein said previous instruction is an instruction in said instruction buffer that precedes said dependent instruction in the prescribed program order; and

17 a circuit that receives from said data dependency checker dependency data
18 corresponding to said dependent instruction and uses said dependency data to associate
19 said temporary storage location assigned to said previous instruction with said input.

20 *19*
31. The computer system of claim *30*, wherein said circuit associates said temporary storage location assigned to said previous instruction with said input by outputting an address of said temporary storage location assigned to said previous instruction.

21 20
22. The computer system of claim 31, wherein said circuit further outputs a first signal indicating a completion status of said previous instruction.

22
23. The computer system of claim 22, further comprising:
a multiplexer having a first plurality of inputs, wherein said multiplexer receives an address of a storage location at each one of said plurality of inputs, wherein one of said addresses received at one of said plurality of inputs is said address outputted by said circuit; and
an issuer that receives as an input said signal indicating a completion status of said previous instruction, and that outputs a select signal to said multiplexer.

34. The computer system of claim 30, wherein said circuit comprises a priority encoder and a multiplexer, wherein said encoder receives said dependency data, and an output of said encoder is used as a select signal for said multiplexer.

24 23
35. The computer system of claim 34, wherein said output of said encoder represents said previous instruction.

25 *24*
36. The computer system of claim *35*, wherein said multiplexer receives a plurality of references as inputs and outputs a reference corresponding to said output of said encoder, wherein said reference outputted by said multiplexer represents an address of said temporary storage location assigned to said previous instruction.

38

24

19

1 37. The computer system of claim 30, wherein said instruction buffer is capable of storing at
2 most X number of instructions, and said temporary buffer includes at least X number of temporary
3 storage locations, wherein X is a positive integer.

27

19

1 38. The computer system of claim 30, wherein one of said plurality of said program
2 instructions is assigned to a unique one of said plurality of storage locations based on a position
3 of said one of said plurality of said program instructions within said instruction buffer.

28

19

1 39. The computer system of claim 30, wherein said data dependency checker locates a
2 dependent instruction stored in said instruction buffer by comparing a source register of one of
3 said plurality of said program instructions to a destination register of each instruction in said
4 instruction buffer that precedes said one of said plurality of said program instructions in the
prescribed program order.

29

28

1 40. The computer system of claim 39, wherein said data dependency checker comprises a
2 plurality of data dependency circuits, wherein each dependency circuit performs at least one
3 comparison to determine whether any given one of said plurality of said program instructions
4 depends on a previous instruction.

30

29

1 41. The computer system of claim 40, wherein one of said data dependency circuits comprises
2 at least one comparator circuit, said comparator circuit receiving a first input and a second input
3 and outputting a dependency signal, said first input corresponding to a source register of a first
4 instruction stored in said instruction buffer and said second input corresponding to a destination
5 register of a second instruction stored in said instruction buffer, wherein said second instruction
6 precedes said first instruction in the prescribed program order, and wherein said dependency
7 signal indicates whether said first instruction is dependent on said second instruction.

31

30

1 42. The computer system of claim 41, wherein said comparator circuit comprises a plurality
2 of exclusive NOR gates (XNOR) and an AND gate having a plurality of inputs, wherein an output
3 of each XNOR gate is tied to an input of said AND gate, and wherein each XNOR has a first

39

4 XNOR input and a second XNOR input, wherein each first XNOR input is tied to a bit of said
5 first input and each second XNOR input is tied to a bit of said second input.

32

1 33. A ~~superscalar~~ processor for executing instructions having a prescribed program order,
2 comprising:

3 an instruction buffer storing a plurality of instructions;
4 a register file having a plurality of registers and a plurality of index-addressable temporary
5 storage locations, wherein each one of said plurality of instructions is assigned to a unique one
6 of said plurality of temporary storage locations and one of said plurality of registers, wherein an
7 output corresponding to a given one of said plurality of instructions is stored in said temporary
8 storage location assigned to said given one of said plurality of instructions;

9 a data dependency checker to locate dependent instructions stored in said instruction
10 buffer, wherein a dependent instruction is an instruction that should not be executed until after
11 a particular previous instruction within said instruction buffer is executed, wherein said data
12 dependency checker outputs dependency information corresponding to each instruction stored
13 in said instruction buffer;

14 a plurality of circuits, wherein each of said plurality of circuits corresponds to an
15 instruction in said instruction buffer and receives dependency data from said data dependency
16 checker, wherein said dependency data received at a particular circuit corresponds to said
17 instruction to which said particular circuit corresponds, and wherein a circuit corresponding to
18 a given dependent instruction outputs a reference representing said temporary storage location
19 assigned to a particular previous instruction that must be executed prior to said given dependent
20 instruction.

33

1 44. A computer system, comprising:

2 a memory unit for storing program instructions having a prescribed program order;
3 a bus for retrieving said program instructions from said memory unit; and
4 a processor in communication with said bus for executing said program instructions,
5 wherein said processor comprises:

6 an instruction buffer storing a plurality of instructions;

40

7 a register file having a plurality of registers and a plurality of index-addressable
8 temporary storage locations, wherein each one of said plurality of instructions is assigned
9 to a unique one of said plurality of temporary storage locations and one of said plurality
10 of registers, wherein an output corresponding to a given one of said plurality of
11 instructions is stored in said temporary storage location assigned to said given one of said
12 plurality of instructions;

13 a data dependency checker to locate dependent instructions stored in said
14 instruction buffer, wherein a dependent instruction is an instruction that should not be
15 executed until after a particular previous instruction within said instruction buffer is
16 executed, wherein said data dependency checker outputs dependency information
17 corresponding to each instruction stored in said instruction buffer; and

18 a plurality of circuits, wherein each of said plurality of circuits corresponds to an
19 instruction in said instruction buffer and receives dependency data from said data
20 dependency checker, wherein said dependency data received at a particular circuit
21 corresponds to said instruction to which said particular circuit corresponds, and wherein
22 a circuit corresponding to a given dependent instruction outputs a reference representing
23 said temporary storage location assigned to a particular previous instruction that must be
24 executed prior to said given dependent instruction.

1 34
2 45. In a computer system having a register file comprising a plurality of registers and a
3 plurality of index-addressable temporary storage locations, a method for executing instructions
4 having an input and an output and having a prescribed program order, comprising the steps of:

5 (1) assigning a unique one of the plurality of index-addressable temporary storage
6 locations to each one of a plurality of instructions in an instruction buffer, wherein the output
7 corresponding to a given one of said plurality of instructions is stored in said temporary storage
location assigned to said given one of said plurality of instructions;

8 (2) determining whether one of said plurality of instructions in said instruction buffer
9 is a dependent instruction, wherein said dependent instruction has an input that is dependent on
10 a previous instruction, wherein said previous instruction is an instruction in said instruction buffer
11 that precedes said dependent instruction in the prescribed program order; and

41